


Terms used

Finite state machines multiple regions communications delays FPGA

Found 68,739 of 145,519

Sort results
by

relevance


 [Save results to a Binder](#)

Try an [Advanced Search](#)

Try this search in [The ACM Guide](#)

Display
results

expanded form

 [Search Tips](#)

☐ Open results in a new
window

Results 1 - 20 of 200

Result page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [next](#)

Best 200 shown

Relevance scale 

1 [System-level power optimization: techniques and tools](#)

Luca Benini, Giovanni de Micheli

April 2000 **ACM Transactions on Design Automation of Electronic Systems (TODAES)**,
Volume 5 Issue 2

Full text available:  pdf(385.22 KB)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

This tutorial surveys design methods for energy-efficient system-level design. We consider electronic systems consisting of a hardware platform and software layers. We consider the three major constituents of hardware that consume energy, namely computation, communication, and storage units, and we review methods of reducing their energy consumption. We also study models for analyzing the energy cost of software, and methods for energy-efficient software design and compilation. This survey ...

2 [TRIPS: A polymorphous architecture for exploiting ILP, TLP, and DLP](#)

Karthikeyan Sankaralingam, Ramadass Nagarajan, Haiming Liu, Changkyu Kim, Jaehyuk Huh, Nitya Ranganathan, Doug Burger, Stephen W. Keckler, Robert G. McDonald, Charles R. Moore
March 2004 **ACM Transactions on Architecture and Code Optimization (TACO)**, Volume 1
Issue 1

Full text available:  pdf(832.30 KB)

Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

This paper describes the *polymorphous* TRIPS architecture that can be configured for different granularities and types of parallelism. The TRIPS architecture is the first in a class of post-RISC, dataflow-like instruction sets called explicit data-graph execution (EDGE). This EDGE ISA is coupled with hardware mechanisms that enable the processing cores and the on-chip memory system to be configured and combined in different modes for instruction, data, or thread-level parallelism. To adapt ...

Keywords: Computer architecture, configurable computing, scalable and high-performance computing

3 [Data and memory optimization techniques for embedded systems](#)

P. R. Panda, F. Catthoor, N. D. Dutt, K. Danckaert, E. Brockmeyer, C. Kulkarni, A. Vandercappelle, P. G. Kjeldsberg

April 2001 **ACM Transactions on Design Automation of Electronic Systems (TODAES)**,
Volume 6 Issue 2

Full text available:  pdf(339.91 KB)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

We present a survey of the state-of-the-art techniques used in performing data and memory-related optimizations in embedded systems. The optimizations are targeted directly or indirectly at the memory subsystem, and impact one or more out of three important cost metrics: area, performance, and power dissipation of the resulting implementation. We first examine architecture-independent optimizations in the form of

L Number	Hits	Search Text	DB	Time stamp
1	3	(FPGA\$4 and partition\$4) same (FSM or (finite adj state adj machine)) and state	USPAT	2004/11/08 14:59
2	829	(FSM same states) and (multiple near\$4 (clock adj domains))	USPAT	2004/11/08 15:00
3	24	(FSM adj states) same (multiple near\$4 (clock adj domains))	USPAT	2004/11/08 15:03
4	0	(FSM adj states) same (multiple adj clock adj domains)	USPAT	2004/11/08 15:03
5	0	FSM same (multiple adj clock adj domains)	USPAT	2004/11/08 15:04
6	11	FSM and (multiple adj clock adj domain\$3)	USPAT	2004/11/08 15:06
7	138	(703/20).CCLS.	USPAT	2004/11/08 15:06
8	3	((703/20).CCLS.) and FSM	USPAT	2004/11/08 15:09
9	5	((703/20).CCLS.) and (Finite adj State adj Machine)	USPAT	2004/11/08 15:16
10	3520	Finite adj State adj Machine	USPAT	2004/11/08 15:22

L Number	Hits	Search Text	DB	Time stamp
1	1113	(area or region or partition) and (xilinx or altera or quickturn).as.	USPAT	2004/11/08 17:23
2	14	((area or region or partition) and (xilinx or altera or quickturn).as.) and FSM	USPAT	2004/11/08 17:24